

4.5 – 5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO'S

PRODUCT PREVIEW

GENERAL

- **5V AND 3V OPERATION. *REGISTER** BASED ARCHITECTURE
- MINIMUM EXTERNAL COMPONENTS
- SLEEP AND IDLE MODES FOR LOW POWER CONSUMPTION
- SELECTABLE GAINS FOR BOTH V.C.M. AND SPINDLE
- 10 BIT (+ SIGN + GAIN) VCM & 8 BIT SPIN-DLE DACs
- HIGH BANDWIDTH SPEED REGULATION LOOP (ONCE PER MECH\ELEC CYCLE AC-CURACY)

VCM DRIVER

- CURRENT SENSE CONTROL (VOLTAGE PROPORTIONAL TO CURRENT)
- 300mA DRIVE CAPABILITY
- TWO CURRENT RANGES FOR SEEKING AND TRACKING
- INTERNAL REGISTER FOR POWER AMP CONTROL LINES

SPINDLE DRIVER

- BEMF PROCESSING FOR SENSORLESS MOTOR COMMUTATION
- PROGRAMMABLE COMMUTATION PHASE \blacksquare DELAY
- PROGRAMMABLE SLEW-RATE FOR RE-DUCED E.M.I.
- 0.8Ω FOR ANY HALF BRIDGE WORST CASE
- SYNCHRONOUS RECTIFICATION OF THE B.E.M.F. DURING RETRACT OPERATION
- UNIPOLAR \ BIPOLAR \ TRIPOLAR OPERA-TION
- SYNTHESIZED HALL OUTPUTS
- 1.0 AMP DRIVE CAPABILITY

OTHER FUNCTIONS

- POWER UP SEQUENCING
- POWER DOWN SEQUENCING
- LOW VOLTAGE SENSE
- ACTUATOR RETRACTION
- DYNAMIC BRAKE

January 1996

- THERMAL SHUTDOWN
- THERMAL & CURRENT PROTECTION

DESCRIPTION

The L6260 is single chip sensorless (DC) spindle motor and voice coil controllers including power stages suitable for use in small disk drives.

These devices have a serial interface for a microprocessor running up to 10 Mega bits per second. There are registers on chip to allow the setting of the desired spindle speed via the on chip Frequency Locked Loop (F.L.L.). No external components are required in the sensor-less operation as the control functions are integrated on chip (e.g. B.E.M.F. processing, digital masking, digital delay and sequencing).

The V.C.M. drivers uses a transconductanceamplifier, able to provide 2 different current ranges, suitable for seeking and tracking.

When a low voltage is detected, a Power On Reset (P.O.R.) is issued and the internal registers are reset, the spindle power circuitry is tri-stated, B.E.M.F. synchronous rectification is enabled, the actuator retracts and then dynamic braking of the spindle is applied. The L6261 includes an extra pin carrying an accurate programmable voltage.

These devices are built in BICMOS technology allowing dense digital circuitry to be combined with MOS\Bipolar power devices.

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

1/31

BLOCK DIAGRAM

PIN CONNECTION

PIN DESCRIPTION

Pin Types: $I = Input, O = Output, P = Power, A = Analog (passive)$ **Power**

Serial Interface & Test Pins

For a detailed description please refer to the Test Circuit section of the CIRCUIT OPERATION portion of this datasheet

* These two test modes operate simultaneously through separate test pins (ATEST and DTEST).

PIN DESCRIPTION (continued)

Pin Types: I = Input, O = Output, P = Power, A = Analog (passive) **VCM Driver and DAC**

Spindle Driver and DAC

PIN DESCRIPTION (continued)

Pin Types: I = Input, O = Output, P = Power, A = Analog (passive) **Power down sequencing, POR, other voltage pins**

PIN DESCRIPTION (continued)

Pin Types: $I = Input$, $O = Output$, $P = Power$, $A = Analog$ (passive) **Auxiliary Functions**

* This pin is used for different purposes between the L6260 & L6261

FEATURES

General

- \blacksquare 4.5 5.5 volts single voltage operation.
- Sleep mode
	- Less than 3.0 milliamperes of supply current 2mA microamperes typical.
	- The VCM drivers are in high impedance state.
	- The spindle drivers are in high impedance state.
- Idle mode
	- All circuitry related to the VCM section is turned off.
	- The driver goes to a high impedance state.
- Dual supply power monitor.
	- Divider center brought to pin for possible external adjustment of threshold or disabling by connectingto Vdd.
	- Tolerance 2%.
- **Power up Microprocessor reset sequencing.**
	- Power up reset and delay.
	- Internal register initialization.
- Over temperature protection.
- Internal reference 1.25 volts available at external pin via buffer amplifier.

Interface

- Serial Synchronous
	- SCLK, SLOAD, SDIO, R/W.
	- 10 Megabit/sec data rate.

VCM Driver

- \blacksquare Internal power devices.
- Transconductanceloop for H bridge.
- Intrinsic clamping of outputs to prevent substrate current
- 10 bit plus sign +GAIN resolution DAC.
	- Two ranges, ratio set by external resistors. - Chopper stabilized OTA.
	- Crossover distortion less than 1 bit.
- 20Khertz current loop bandwidth achievable.
- Programmable voltage controlled retract.

Spindle Driver

- Internal power devices.
- Three phase bridge plus bipolar driver
- Tripolar drive option via microprocessor (for stuck rotor startup).
- Microprocessor spin-up and internal FLL speed control.
	- Microprocessor initiated startup with auto BEMF sensed spin-up.
	- Programmable commutation delay.
	- Speed compensation by external RC network.
	- Speed sensing by internal BEMF or external (servo bursts).
	- No snubbers required for current loop compensation or EMI control.
	- Microprocessor acceleration control via DAC (for smooth transition to at speed control) or FLL control.
- Non-linear control loop for faster speed settling time.
- Automatic clamping of output to prevent substrate current.
- Programmable slew rate control.
- Series current sense resistor and internal sense FET.
- 8 bit resolution spindle DAC for microprocessor acceleration control.
- Retract followed by brake if "command brake" asserted.

FEATURES (continued)

Retract

- Two quadrant retract.
- 2 operating modes:
	- Commanded (without an automatic brake). and
- Undervoltage (park followed by automatic brake).
- \blacksquare Voltage controlled
- No blocking diode required
- Internal synchronous rectification of spindle \blacksquare BEMF.
- Retract then brake after delay

ABSOLUTE MAXIMUM RATINGS

POWER DISSIPATION

THERMAL DATA

To be determined

RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS VCM Driver

Figure 1: Vjump vs. Deadband

VCM DAC

ELECTRICAL CHARACTERISTICS (continued) **Spindle Motor**

Spindle Current Sense FET

DAC Acceleration Control

Step-up Converter

Digital Inputs (All digital inputs are CMOS compatible)

Power On Reset (Either low voltage detector can be disabled by trying the divider to a high voltage)

ELECTRICAL CHARACTERISTICS

Retract

INTERNAL REGISTER DEFINITION

System Status Register (Reg 0)

Reg: 0

Name: System Status Register **Type:** Read only.

VCM DAC Register (Reg 1)

The VCM DAC register is used to control the current in the voice coil motor. All 10 bits are part of a resistor divider network. Bit 10 is the sign bit and logically controls the current direction through the VCM. Bit 11 selects the current sense resistor to use for current control. A 0 selects coarse and therefore only the lower sense resistor, a 1 selects the top of both resistors so that the sense resistor is the sum of the coarse and fine resistance's.

To clarify the manner in which the 2's complement is used here are some examples:

Reg: 1

Name: VCM DAC Register **Type:** Write only.

Spin Control Register (Reg 2)

The spin control register has two functions:

- (1) The first (bits 0-7) is to program the current to the spindle motor to allow motor control and to preset the "at speed" voltage for the charge pump.
- (2) The second (bits 8-11) is to set the phase lag

Reg: 2

Name: Spin Control Register

Type: Write only.

from when a BEMF zero crossing occurs to the next commutation. Nominally the delay would be 30 electrical degrees but it often is better to advanced the commutation, due to the presence of other sources of delay, related to switching. The range is from 1.875 through to 28.125 electrical degree delay at 1.875 degree increments.

System Control Register A (Reg 3)

Reg: 3

Name: System Control Register A

Type: Write only.

System Control Reg B (Reg 4)

Reg: 4 **Name:** System Control Register B **Type:** Write only

Figure 2: The following diagram explains bits 5 "SYNTH HALL" and the effect it has on the pin named SYNTH_HALL

SGS-THOMSON
MICROGLECTRONICS 勾

FrequencyLockedLoop Coarse Counter (Reg 5)

This register contains the "coarse" FLL counter value for the FLL. This register gives a worst case

Reg: 5

Name: FLL Coarse Counter Register **Type:** Write Only

resolution of 16µs with the worst case (i.e. slowest) 4MHz clock and has a valid range of 001 to FFF hex.

Frequency Locked Loop Fine Counter (Reg 6)

This register contains the "fine" counter value of the FLL. The worst case resolution (i.e. with a

4MHz clock) is 1µs. **It is important that the most significant bit of this register must be a zero when a write is made.** Valid writes to this register must be between 001 and 7FF hex.

Reg: 6

Name: FLL Fine Counter Register **Type:** Write only.

Frequency Locked Loop Fine Error Counter (Reg 7)

This register contains the error detected between

Reg: 7

Name: FLL Fine Error Counter Register **Type:** Read Only

the "fine" counter value of the FLL and the actual spindle rotation time (in either mechanical or electrical mode).

CIRCUIT OPERATION

General

This device includes a sensorless spin driver, VCM driver, power sequencing, actuator retraction with dynamic braking, serial interface for a microprocessor and frequency locked loop for speed control. The device is register based and designed to operate via either 3V or 5V power supply.

POR & Under Voltage

The L6260 has an on chip power monitoring system that controls all aspects of powering up, Power On Reset of the Logic (POR), low voltage detection and power down sequencing. The circuitry consists of a Bandgap reference generator, hysteresis comparitor (for low voltage detection) and a POR timer circuit (which controls the duration of the reset).

Four external pins determine the behavior of this circuit.

UV1 & UV2: These two pins are provided to the user to connect to the supply voltages for low voltage detection. The voltage on these pins is compared to the internal Bandgap voltage to determine if a low voltage on one of the supply pins has been detected. The comparitor has built in hysteresis to reduce the effects of noise on the supply lines triggering a false POR. In other words, if either one of these inputs falls below 1.25V then the supply is regarded as being "under voltage". Normally one of these pins will be connected to allow a sensing of a 3V supply and the other to the 5V supply but this is arbitrary

- POR_DLY: This is a pin from which a capacitor can be connected to ground. This sets the duration of the reset state of the this chip. On power up, an internal current source charges the capacitor with a current of approximately 2mA. When the voltage on this pin reaches the bandgap voltage, the chip comes out of its reset state. The duration of this reset is determined by the size of an external capacitor to ground.
- POR: The POR pin is an output from the chip for resetting other devices.

APPLICATION DIAGRAM

Figure 3.

POR Parameters

(*) See previous equation

(**) See hysteresis transfer function below

Figure 4: Hysteresis Comparitor Transfer Characteristic for Under Voltage Detection.

The duration of the brake delay is defined by an external resistor and capacitor connected to the brake delay pin (BRK_DLY). Charge stored in an external capacitor connected to the Voltage Tripler (VPDOWN) is used to supply the brake delay circuit after the loss of power.

During the application of power to the IC, the power on reset signal (POR) is asserted, forcing all registers to their default state (see @POR column of the register definitions) and disabling the VCM and spindle drivers. Once the supply voltage has exceeded the Voltage Good (VGT) threshold, the POR delay begins. When this delay has expired, POR is de-asserted. It is this delay whose duration is determined by an external capacitor connected to the POR DLY pin.

When a low voltage condition is detected (the supply voltage falls below the VGT) the following happens (in order):

- 1) Internal registers are reset and POR is asserted.
- 2) The automatic parking of the actuator is enabled and the brake delay starts.
- 3) After the brake delay expires, all low side drivers are enabled to brake the spindle.

Serial Interface

The serial interface is designed to be compatible with the Intel 80196 (and other similar micros) serial interface but is capable of faster data rates, up to 10 MHz. All read and write operations must consist of 16 bits, with the 80196 this would be two 8 bit accesses. The first four bits are address and the next 12 are data. If the address is a read register then the L6260 will use the SCLK from the system to shift out 12 bits of data from the addressed register. The system must provide 16 SCLK pulses to insure that the read operation completes.

(*) For 10MHz system clock operation (in other words. 1 or more clock cycles of SCLK).

Serial Interface Truth Table

Figure 5: Serial Write Timing Diagram

The write cycle has a fixed address and data length. Four bits of address and 12 bits of data must be clocked in to allow the data to be loaded into the desired register. The write cycle is initiated by setting SLOAD and R/W low. Setting R/W low causes the SDIO line to be tri-stated for data input. SLOAD low enables the internal counter to increment on the rising edge of SCLK. The address and data are clocked into the chip serially on each rising edge of SCLK as shown above. When both the 4 bits of address and the 12 bits of the data have been clocked in, then the addressed register will be written to with the provided data. Setting SLOAD high will clear the internal logic and tri-state the SDIO line. This also provides a way of safely aborting a write by simply forcing SLOAD high. NOTE: SLOAD must be kept low during the entire duration of the 16 write clocks.

Figure 6: Serial Read Timing Diagram

The read cycle is initiated by setting SLOAD low and clocking in a valid read address. Only four bits of address are necessary, if more than four bits are clocked in, the four MSBs will be ignored (i.e. only the first four bits will be used). If a valid address is detected, the rising edge of R/W will load the desired register into the internal serial/parallel register ready for clocking out. The

data in the serial/parallel register is then serially clocked out on every rising edge of SCLK (LSB is clocked out first). Additional padded bits clocked out will be zero.

Note: If SLOAD is set low with R/W high, the current contents of the internal shift register can be clocked out. This is useful for a "read back" of the data last written into the required register.

Figure 7: System Level Interface

System clock (FCLK input) and its Pre Scale

System clock (FCLK input) and its Pre Scale The chip must be clocked via the FCLK pin at one of two possible input frequency ranges, 4-6MHz or 8-12MHz. The required range is set up via register bit 4.3 (System Control Register B, Sys Clock Prescale bit) where 0 selects the lower frequency of 4-6MHz and a 1 selects the higher input range of 8-12MHz.

VCM System

The following functions are provided: Voltage controlled retract including sourcing and sinking

Figure 8.

current, two quadrant retract, with "Spindle Powered" or "Commanded" Retract. The VCM DAC register is accessed via the serial port and allows the DAC value to be changed. This drives the VCM DAC and in turn the VCM driver.

VCM Compensation and Loop Equations

This information will be included in the next version of this datasheet.

VCM Driver

The VCM driver is capable of supplying +/- 300 mA of current although higher peak currents are acceptable for short periods of time. Closed loop control of the load current is provided by the power amplifier which consists of an error amplifier followed by an H bridge output section. The loop is compensated by an external RC network connected to the VCM_COMP pin.

The direction of the current flowing in the bridge is determined by the sign bit. The H bridge has two pairs of lower drivers, only one of which is selected at a given time. Such a configuration makes it possible to choose between two values of transconductance by selecting the appropriate pair of drivers. This gain selection is accomplished using the VCM DAC Register.

The VCM current sense amplifier produces a voltage which is proportional to the current flow in the voice coil. When the system is operating in a linear fashion, the steady state voltage at the VCM_I_SNS pins is approximately equal to the voltage commanded by the DAC. However, under

certain transient conditions, the control loop which regulates the load current can recirculate, causing the VCM_I_SNS voltage to be different from the commanded voltage. This information is useful in optimizing the command profile during a seek.

The retract voltage is set by external components.

The current loop bandwidth is greater than 20Khertz.

VCM DAC

The VCM DAC consists of 10 bits via the DAC, 1 bit sign and 1 gain bit. However, externally this can be viewed as being a single 11 bit signed value with a gain bit in the MSB position. The sign bit controls the direction of the current. Positive values of the DAC are regarded as moving the actuator towards the inside diameter (this is required for parking/braking). The magnitude is converted to a voltage which is used for closed loop regulation of the magnitude of the load current. The gain bit

Retract

Automatic actuator retraction is initiated when any of the following conditions occur: disabling the spin system while the VCM system is still enabled, excessive junction temperature (thermal shutdown), loss of power or microprocessor issued retract. In all cases except the loss of power, the voltage applied to the voice coil is limited by an active clamp. When power is lost, the BEMF generated by the spinning motor is rectified and applied across the voice coil to perform the parking operation.

Command retract is activated via the System Control Register.

VCM Gain Considerations

 $I_{\text{OUT}} = \pm 0.25 \cdot \frac{\text{DAC_VALUE}}{1024} \cdot \frac{1}{R_{\text{S}}}$ R_{S1} (High current

setting)

or

 $I_{\text{OUT}} = \pm 0.25$ $\frac{\textsf{DAC_VALUE}}{1024} \cdot \frac{1}{\mathsf{R}_{\textsf{S1}} + 1}$ $R_{S1} + R_{S2}$ (Low current

setting)

Modes of Operation

The L6260 provides for four different modes of operation, namely, Unipolar, Bipolar, Tripolar and Tristate. The Tripolar mode is included for achieving reliable start-ups in a stuck rotor condition (lengthening drive life-time). These modes are initiated via the System Control Register A, bits 7 & 8 as follows:

Spindle compensation and Loop Equations

This material will be available in the next version of this datasheet.

Spindle State Machine

The spindle state machine provides the logic and timing signals to the spindle driver in support of the various modes of operation.

When the spindle driver is disabled (via the System Control Register), the state machine puts the spindle driver into a high impedance mode and places all spindle related circuit into a reduced power mode.

After a POR, at boot up or after RESET (via System Control Register) the state machine is in the known state as defined by the System Control Registers (A & B) initial condition after POR (see the @POR column of these registers).

When in Unipolar mode the commutation sequence is CTR/IA, CTR/IB CTR/IC where $IA =$ lower A driver (NOTE: Unipolar mode is only guaranteed at 3V operation). In Bipolar the commutation sequence is uA/lB (upper A and lower B), uA/lC, lC/uB, uB/lA, lA/uC and uC/lB. In Tripolar mode the state machine does not auto commutate, the microprocessor must increment the state. The sequence is uA/lBC (upper A and lower B & C), uAB/lC, uB/lAC, uCB/lA, uC/lAB and uAC/lB. The Uni/Bi/Tri-polar operation is set by two bits in the System Control Register A (3.7- 3.8) describedabove (Modes of Operation).

If the RUN/SEARCH bit (System Control Register A, bit 4) is false or 0 (SEARCH mode), the commutation state only increments when the INC STATE bit is strobed (also in the same register, bit 3). If the RUN/SEARCH bit is true or 1 (RUN mode) the state will increment either on a INC STATE strobe or if a qualified BEMF CROSSING occurs the state will increment after the commutation delay times out.

If either THERMAL=1 (register.bit 0.0) or the POR=0, all the drivers are turned off. Tristate is the default mode of operation at power up.

Period counters and delay and masking functions

The period counter is an internal 11 bit register that is used to time the interval between successive zero crossings. Whenever a zero crossing is encountered, the period counter is loaded into

both a mask counter (9 bits) and a delay counter (11 bits). The period counter is automatically reset to count the next zero crossing period.

The clock used for the period and mask counters is a function of the system clock. If the FCLK (the system clock) is set to the 8-12MHz range then the period and mask counters are clocked at 1/64 of the system clock, other wise the registers are clocked at 1/32 of the system clock. The delay counter clock is programmable via the SPIN COM DLY bits in the Spin Control Register (2.8-2.11). This value is used to divide down the system clock. Since there is 60 electrical degrees between zero-crossings, the delay counter can provide 1.875 through to 28.125 electrical degree delay at 1.875 degree increments.

When the period counter reaches zero, the masking of the zero-crossing starts (to avoid seeing current recirculation spikes). The delay counter then starts to count down and when it reaches zero the masking of the BEMF is released so that zero crossings can once again be detected. The masking hides the commutation of the motor which takes place during the mask.

The clocking frequency of the mask and delay counters is identical. However, the delay is 11 bits and the mask only 9 bits. This means that the mask can provide 15 electrical degrees of masking time. In the System Control Register B, bit MAKE_PHASE (4.11) a bit value of zero gives this 15 electrical degrees mask time but a one gives 7.5 electrical degrees of mask.

Speed Control & F.L.L.

The rotational position of the motor is inferred from the BEMF wave form generated by the floating coil. The chip uses the instant of a particular zero-crossing and the period between successive zero crossings to dictate the commutation timings. The complete control loop is on chip and the speed is controlled by a reference clock FCLK.

The speed control loop uses a frequency locked loop which in conjunction with an external compensation network brings the frequency of the tachometer signal to be equal to the internally generated reference frequency. The tachometer signal can either be the BEMF signal divided down to a once per mechanical revolution signal or an externally generated tachometer signal, sector burst. The output of the speed control is a current demand signal that goes to the Spindle Driver.

The spindle current and the commutation delay is programmed via the Spin Control Register. There is a "fine" and a "coarse" counter that defines the speed of the motor.

In more detail, the two registers are used in conjunction with two down counters which form a frequency detector that in turn creates feedback through to a charge pump to maintain the motors speed regulation.

The _course counter is 12 bits and is clocked at
1/64th the rate of the*frequency clock (FCLK).* The fine counter is clocked at 1/4th FCLK. The on chip Frequency Locked Loop (FLL) uses the electrical cycle pulses ("ec pulse") to time the motors rotation. Upon the first ec pulse, the course register's contents (loaded via the serial port) is loaded into the internal course counter is then loaded from its corresponding register. The fine counter then also immediately starts to count down. In theory (but not normally in run mode, possibly at start up) the fine counter could count down through zero an continue counting down the 2's complement of the original fine counter value.

The period between the start of the course counter and the zero crossing during the fine counter operation is the programmed period. Any differences between the desired period and the ec pulse (zero crossing) is the error in the transconductance loop and corrective action is take by the charge pump. This error is a number given from a counterstarting when the fine counter reaches zero and resetting when the BEMF pulse occurs. The vice versa happens if the BEMF anticipate the ending of the fine counter. The error number is loaded in REG. 7.

The course and fine counter arrangement is guarateed to work in all possible circumstances (providing there is enough BEMF). For example if the zero crossing is within or outside the fine window or even if the zero crossing is in the course register range. This system will even work if the zero crossing occurs across multiple course/finecycles.

The FLL has a prescaler (defined by the System Control Register bits EL_MECH and 8_12P (3.10 & 3.5) that changes the cycle counting mechanism between electrical, 8 pole or 12 pole (i.e. dividing the ec clock by 1,4 or 6) respectively.

The procedure for setting the motor speed is as follows:

let's call T0 this quantity.
$$
T0 = \frac{60}{SPEED}
$$

$$
Doling \frac{TO \cdot 0.9 \cdot FCLK}{64} we obtain Ncourse e. g.
$$

the number to load in the course register. If this number exceed 4096 the desired speed is not achievable. Let's call ErrNc the decimal part of Ncourse doing

$$
\frac{TO \cdot 0.1 \cdot Fclk}{4} + ErrNc \cdot 16
$$
 we obtain Nfine e.g.

the number to load in the fine register. If this number exceed 2048 all the procedure must be repeated changing0.9 with 0.91 and 0.1 with 0.09and so on.

The spindle is enabled via the System Control Registers.

The slew rate is defined by attaching a resistor to ground from the S_{PN}_SLw pin. The current loop has a compensation RC network on the SPN I COMP pin and the sense resistor is attached to the SPN I SNS pin (to ground).

Figure 9.

Figure 10.

A Synthetic Hall output is also provided from this chip once per electrical or BEMF crossing.

Using the remote current sensing of the Spindle current

The remote current sensing allows the connection of the power drivers directly to ground. The benefit here is the elimination of the external sense resistor.

Under normal operation there is a 500:1 difference between the current seen on the sense pin and the current in the spindle power drivers. At start up this ratio is changed to 2500:1 (five time the normal operation). The recommended voltage at the sense pin is approximately one volt.

Example

Assuming that your motor requires 200mA run current then the sense current would be 200/500 $=$ 400 μ A. Therefore for 1 volt at the sense pin a 2500 Ohm resistor is required $(R = 1/400\mu A)$. Also assuming you require 1 Amp start-up current. You need to change the sense range to 5X. This also gives $1A/2500 = 400\mu A$ or $1V$ on a 2500 Ohm resistor.

In the normal "at-speed" running the voltage at this pin will vary between 0 and 2 volts approximately (e.g. when using the FLL). When using the spindle DAC the voltage swing is from 0 to 1.25 Volts

Using the Spindle DAC for Start-Up

When the SPEED bit in the System Control Register A (Register 3.9) is set (to 1), the speed control is given to the DAC (i.e. control is removed from the FLL). The normal method of start-up is achieved using the DAC rather than the FLL. However the FLL can be used from zero speed with an align-and-go algorithm but start-up will be slower. The 8-bit DAC gives 4.88mV per step with a maximum voltage of 1.25V.

Start-Up example

Assume that one needs 1A max. start current and expects a running current of 200mA.

For startup, one would program the SFETGAIN bit to 0 and the SPEED bit to 1. With this value, 1A spindle current results in 1A/3000, or 333µA at the SPN I SNS pin. Using a 3300Ω resistor and programming the Spindle DAC to 1V results in the desired 1A startup current.

The startup algorithm is implemented by writing

Figure 11.

into the Spindle Control Register A.

Once running speed is attained, the AT_SPEED bit (System Status Register, bit 7) will go to a 1. The CPU then sets the SFETGAIN bit to 1 and the SPEED bit to 1. The normal running current of 200mA again results in 200mA/600, or 333µA at the SPN I SNS pin. The FLL will regulate the speed with a npminal value of 1V.

During "DAC control" the FLL change pump capacitor is shorted to the Spindle DAC voltage.. This allows for a smoother transition from DAC to FLL control.

Power Devices

When S_BIPLOAR (internal) is turned on and saturated when the spindle driver is placed in unipolar mode and has an Rdson of 1 Ohm (worst case over temperature). To support retract without requiring an isolation diode the transistor is designed so as not to conduct current from source to drain even if the supplies Vp and Vdd are at ground and the source is at a positive voltage.

S A U, S B U and S C U are the upper spindle drive transistors. They are active whenever the drive is in bipolar mode and can be turned on in pairs in tripolar mode. To support retract without requiring an isolation diode these transistors are designed so as to not conduct current from source to drain even if the supplies Vdd and Vp are at ground and the source is at a positive voltage.

S_A_L, S_B_L and S_C_L are the lower spindle drive transistors. They are active in unipolar, bipolar and tripolar drive. In linear mode the active transistor's gate drive is controlled so as to bring the current in the motor to the level set by the speed control compensation circuit or the current

SGS-THOMSON
MICROELECTROMICS

24/31

limit DAC.

The power circuits will be as shown in the following figure 11.

Synth Hall

The Synth Hall pin can be programmed to provide one of two possible output wave forms (see register definitions). By setting the SYNTH_HALL bit in register System Control Register B (4.5) to zero, the signal is a once per BEMF crossing signal which has the same phase as the BEMF amplifier on chip with all the noise and false transitions removed. With this bit set to one, a once per electrical cycle signal with 50% duty cycle is produced.

Brake

The BRAKE mode commands a retract & then turns on the lower three drivers, S_A_L, S_B_L and S_C_L, to cause immediate braking of the spindle.

Retract

The retract voltage is defined by a resistor to ground from the RETRACT_V pin.

Test Circuits

1) I/O Mapping Test Mode. This mode is activated by taking the TEST pin high and holding the TRISTATE pin low. This puts the device into a test mode that allows certain pins to be directly internally connected to other pins for the purpose of testing continuity of solder joints on a board. The following table defines which pins are I/O mapped and which is an input and which is an output. Notice that I/O mapped pins in one group are not physically adjacent in the package allowing more thorough testability.

2) Digital and Analog Test Mode. This mode is activated by taking both the TEST pin and TRISTATE pin high. Once this has been done the SCLK pin of the serial interface is used to clock out digital data through the DTEST pin. Simultanously, the ATEST pin cycles through carrying different analog signals from around the chip.

SDIO.

3) Tristate Test Mode. This mode is activated by keeping the TEST pin low and taking the TRISTATE pin high. This disables the digital outputs, specifically SYNTH_HALL, POR &

4) No Test Modes. All test modes are disabled by keeping the TEST pin & TRISTATE pin low

Sleep & Idle Functions

If the spindle is disabled while the VCM is enabled the automatic parking function is invoked.

Figure 12: VCM Eqivalent Circuit

MATCAD ANALYSIS OF l6286 VCM CURRENT CONTROL LOOP (High Gain)

(User specified parameters)

(Device Parameters)

1ST STAGE (OTA) TRANSFER FUNCTION:

i: $=\sqrt{-1}$ $f(n)$: = 10ⁿ $S(n)$: = 2 ⋅ i ⋅ $\pi \cdot 10^n$ $n := 2, 2.01, 7$ $A1: = gmn \cdot Ron \cdot gm1 \cdot Ro1 A1 = 1.501 \cdot 10^5$

$$
H1(n) := A1 \cdot \frac{\left(1 + \frac{S(n)}{2 \cdot \pi \cdot fzc}\right) \cdot \left(1 + \frac{S(n)}{2 \cdot \pi \cdot fz1}\right)}{\left(1 + \frac{S(n)}{2 \cdot \pi \cdot fzc}\right) \cdot \left(1 + \frac{S(n)}{2 \cdot \pi \cdot fp1}\right) \cdot \left(1 + \frac{S(n)}{2 \cdot \pi \cdot fp2}\right)}
$$
(OTA)

2ND STAGE (POWER NMOS) TRANSFER FUNCTION:

$$
Zsn(n) := Rn + \frac{1}{Cs \cdot S(n)} \text{ (subber)}
$$
\n
$$
ZLo(n) : +LS(n) + R1 \text{ (motor)}
$$
\n
$$
ZLo(n) : +LS(n) + R1 \text{ (motor)}
$$
\n
$$
ZLo(n) : +LS(n) + R1 \text{ (motor)}
$$
\n
$$
Ci := Cgs = Cgd \qquad Co := Cgd + Cdb
$$
\n
$$
Ci := Cgs = Cgd \qquad Co := Cgd + Cdb
$$
\n
$$
Ci := Cgs = Cgd \qquad Co := Cgd + Cdb
$$
\n
$$
Ci := Cgs = Cgd \qquad Co := Cgd + Cdb
$$
\n
$$
Ra + Ci \cdot S(n) \qquad (Cgd \cdot S(n) + \frac{1}{Ro2} + \frac{1}{ZL(n)} \qquad 0
$$
\n
$$
+R2(n) := \frac{1}{Ra} + Ci \cdot S(n) \qquad (Cgs \cdot S(n) + gm2) \qquad (Cgs \cdot S(n) + \frac{1}{Ro2} + \frac{1}{ZL(n)} \qquad (Cgs + Csb) \cdot S(n) + gm2 + \frac{1}{Ro2} + \frac{1}{Rs}
$$
\n
$$
+ (Cgs \cdot S(n) + gm2) \qquad - (\frac{1}{Ro2}) \qquad (Cgs + Csb) \cdot S(n) + gm2 + \frac{1}{Ro2} + \frac{1}{Rs}
$$

D96IN361

 ${H2(n) = left}$ [{matrix{ccol

TQFP64 PACKAGE MECHANICAL DATA

SGS-THOMSON
MICROELECTRONICS

ィ

30/31

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other ri SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without ex-press written approval of SGS-THOMSON Microelectronics.

1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands
Singapore - Spain - Sweden - Switzerland - Taiwan - T

